CS552 Course Wiki: Fall 2020
Main
»
Course calendar and lecture notes
View
Edit
History
Print
Course Info
Homepage
Textbooks & References
Course Calendar
Contact Info
External Sites
Piazza
Canvas
Coding
Coding Tools & Rules
Verilog Tutorial
Verilog Cheatsheet
Verilog Rules
&
Check Script
Verilog Filename Conventions
Command-line Verilog Simulation
WISC-SP13 ISA Specification
WISC-SP13 Simulator-Debugger
Using the Assembler
Synthesis Tutorial
&
FAQ
Homework
HW1
HW2
HW3
HW4
HW5
HW6
Handin Instructions
Project
Overview
Steps & Grading
Cache Design
Project Testing
Test Programs
&
FAQ
Microarchitecture Specification
WISC-SP13 ISA Specification
WISC-SP13 Simulator-Debugger
Handin Instructions
Exams
Exams
edit SideBar
Date
Topic
Reading
Homework assigned
3-Sep
Introduction
Ch 1
8-Sep
Performance + Benchmarks and Amdhal Law
Ch 2.1 - 2.15
HW1
10-Sep
Verilog Tutorial (slides above)
Skim Ch 2.17 and 2.18
15-Sep
Benchmarks and Amdahl Law
See slides and cheat sheet
17-Sep
Arithmetic & Logic
Ch 3 and Appendix B.1-B.6
22-Sep
MIPS ISA
Ch 3 and Appendix B.1-B.6
HW2
24-Sep
Processor (datapath)
Ch 3 and Appendix B.1-B.6
29-Sep
Processor (control path)
Ch 4.1 - 4.10
1-Oct
Processor (pipelining)
Ch 4.1 - 4.10
HW3
6-Oct
Processor (pipeline hazards)
Ch 4.1 - 4.10
8-Oct
Processor (pipeline hazards)
Ch 4.1 - 4.10
13-Oct
Processor (Superscalar)
Skim 4.11 and 4.12
15-Oct
Processor (MIPS R10000)
Ch 1.6 - 1.10
HW4
20-Oct
Modern processors
22-Oct
In class quiz
27-Oct
Cache concepts
no reading
29-Oct
Cache design
Ch 5.1-5.2
3-Nov
Cache design
Ch 5.3
5-Nov
Cache Performance
Ch 5.9
10-Nov
Virtual memory
CH 5.4-5.8
HW5
12-Nov
Main Memory
CH 5.4-5.8
17-Nov
ECC
review ch 5.8
19-Nov
IO
See ECC handout
HW6
24-Nov
No class
Ch 6.1-6.3
26-Nov
No class
1-Dec
Advanced Arithmetic
Ch 6.4-6.5
3-Dec
Parallel processors/shared memory
no reading
8-Dec
No class
no reading
10-Dec
No class
no reading
15-Dec
Cache Demo
Page last modified on April 05, 2025, visited times
Edit
-
History
-
Print
-
Recent Changes
(
All
) -
Search